riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge branch 'formal_tests' of github.com:ucb-bar/rocket-chip into formal_tests

Browse Source
This commit is contained in:
Jacob Chang 2016-12-02 14:21:36 -08:00
commit 9ac78a0d37
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/uncore/tilelink2/Parameters.scala
View File

@ -7,9 +7,9 @@ import diplomacy._
import scala.math.max
case class TLManagerParameters(
address: Seq[AddressSet],
val address: Seq[AddressSet],
regionType: RegionType.T = RegionType.GET_EFFECTS,
executable: Boolean = false, // processor can execute from this memory
val executable: Boolean = false, // processor can execute from this memory
nodePath: Seq[BaseNode] = Seq(),
// Supports both Acquire+Release+Finish of these sizes
supportsAcquire: TransferSizes = TransferSizes.none,