riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Merge branch 'release-xacts'

Browse Source 
Conflicts:
	src/htif.scala
	src/icache.scala
	src/nbdcache.scala
	src/tile.scala
This commit is contained in:
Henry Cook committed 2013-03-20 17:37:50 -07:00
2 parents 0f50970913 273bd34091
commit 95f0a688e9
8 files changed
+107 -199
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/core.scala
+1 -1
View File
@@ -8,7 +8,7 @@ import Util._
class RocketIO(implicit conf: RocketConfiguration) extends Bundle
{
val host = new HTIFIO(conf.lnConf.nTiles)
val host = new HTIFIO(conf.lnConf.nClients)
val imem = new CPUFrontendIO()(conf.icache)
val vimem = new CPUFrontendIO()(conf.icache)
val dmem = new HellaCacheIO()(conf.dcache)