riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

[groundtest] testramaddr constant in package

Browse Source
This commit is contained in:
Henry Cook committed 2016-11-16 18:42:56 -08:00
1 parent e1992d7c55
commit 92e233d596
3 files changed
+5 -2
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/groundtest/Coreplex.scala
+1 -1
View File
@@ -22,7 +22,7 @@ class GroundTestCoreplex(implicit p: Parameters) extends BaseCoreplex
l1tol2.node := lm.uncachedOut
}
val cbusRAM = LazyModule(new TLRAM(AddressSet(0x10000, 0xffff), false, cbus_beatBytes))
val cbusRAM = LazyModule(new TLRAM(AddressSet(testRamAddr, 0xffff), false, cbus_beatBytes))
cbusRAM.node := TLFragmenter(cbus_beatBytes, cbus_lineBytes)(cbus.node)
override lazy val module = new GroundTestCoreplexModule(this, () => new GroundTestCoreplexBundle(this))