riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

chisel3 fix to RoCC connections honor last connect

Browse Source
This commit is contained in:
Colin Schmidt 2016-05-05 18:09:48 -07:00
parent 9dd23a603a
commit 8fa2de0816
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
rocket/src/main/scala/rocket.scala
View File

@ -429,7 +429,8 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p) {
csr.io.prci <> io.prci csr.io.prci <> io.prci
io.fpu.fcsr_rm := csr.io.fcsr_rm io.fpu.fcsr_rm := csr.io.fcsr_rm
csr.io.fcsr_flags := io.fpu.fcsr_flags csr.io.fcsr_flags := io.fpu.fcsr_flags
csr.io.rocc <> io.rocc io.rocc.csr <> csr.io.rocc.csr
csr.io.rocc.interrupt <> io.rocc.interrupt
csr.io.pc := wb_reg_pc csr.io.pc := wb_reg_pc
csr.io.uarch_counters.foreach(_ := Bool(false)) csr.io.uarch_counters.foreach(_ := Bool(false))
io.ptw.ptbr := csr.io.ptbr io.ptw.ptbr := csr.io.ptbr