riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Avoid floating-point arithmetic where integers suffice

Browse Source
This commit is contained in:
Andrew Waterman
2016-06-01 21:55:46 -07:00
parent 11b3cee07a
commit 8e80d1ec80
3 changed files with 3 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
uncore/src/main/scala/debug.scala
View File

@ -432,8 +432,8 @@ class DebugModule ()(implicit val p:cde.Parameters)
val sbRamAddrWidth = log2Up((cfg.nDebugRamBytes * 8) / sbRamDataWidth)
val sbRamAddrOffset = log2Up(tlDataBits/8)
val ramDataWidth = max(dbRamDataWidth, sbRamDataWidth)
val ramAddrWidth = min(dbRamAddrWidth, sbRamAddrWidth)
val ramDataWidth = dbRamDataWidth max sbRamDataWidth
val ramAddrWidth = dbRamAddrWidth min sbRamAddrWidth
val ramMem = Mem(1 << ramAddrWidth , UInt(width=ramDataWidth))
val ramAddr = Wire(UInt(width=ramAddrWidth))
val ramRdData = Wire(UInt(width=ramDataWidth))