riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix Tile reset power on behavior

Browse Source
This commit is contained in:
Howard Mao 2016-06-07 11:06:25 -07:00
parent e6c4372332
commit 8db27a36c4
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/RocketChip.scala
View File

@ -242,7 +242,9 @@ class Uncore(implicit val p: Parameters) extends Module
prci.io.interrupts(i).seip := plic.io.harts(plic.cfg.context(i, 'S')) prci.io.interrupts(i).seip := plic.io.harts(plic.cfg.context(i, 'S'))
prci.io.interrupts(i).debug := debugModule.io.debugInterrupts(i) prci.io.interrupts(i).debug := debugModule.io.debugInterrupts(i)
io.prci(i).reset := Reg(next=Reg(next=htif.io.cpu(i).reset)) // TODO io.prci(i).reset := reset || Reg(init = Bool(true),
next=Reg(init = Bool(true),
next=htif.io.cpu(i).reset)) // TODO
} }
val bootROM = Module(new ROMSlave(TopUtils.makeBootROM())) val bootROM = Module(new ROMSlave(TopUtils.makeBootROM()))