riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

clean up ioDecoupled/ioPipe interface

Browse Source
This commit is contained in:
Yunsup Lee
2012-03-01 20:48:46 -08:00
parent 6d03d75835
commit 8678b3d70c
13 changed files with 73 additions and 73 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
rocket/src/main/scala/ptw.scala
View File

@ -7,7 +7,7 @@ import scala.math._;
class ioDmemArbiter(n: Int) extends Bundle
{
val dmem = new ioDmem().flip()
val dmem = new ioDmem().flip
val requestor = Vec(n) { new ioDmem() }
}
@ -70,9 +70,9 @@ class rocketDmemArbiter(n: Int) extends Component
class ioPTW extends Bundle
{
val itlb = new ioTLB_PTW().flip();
val dtlb = new ioTLB_PTW().flip();
val dmem = new ioDmem().flip()
val itlb = new ioTLB_PTW().flip
val dtlb = new ioTLB_PTW().flip
val dmem = new ioDmem().flip
val ptbr = UFix(PADDR_BITS, INPUT);
}