riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

rocket: give itim and dtim a compatible field for drivers to match

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-06-28 14:26:55 -07:00
1 parent 6c2b770605
commit 852f03282f
2 files changed
+2 -2
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocket/ICache.scala
+1 -1
View File
@@ -40,7 +40,7 @@ class ICache(val icacheParams: ICacheParams, val hartid: Int)(implicit p: Parame
val masterNode = TLClientNode(TLClientParameters(name = s"Core ${hartid} ICache"))
val size = icacheParams.nSets * icacheParams.nWays * icacheParams.blockBytes
val device = new SimpleDevice("itim", Nil)
val device = new SimpleDevice("itim", Seq("sifive,itim0"))
val slaveNode = icacheParams.itimAddr.map { itimAddr =>
val wordBytes = icacheParams.fetchBytes
TLManagerNode(Seq(TLManagerPortParameters(