riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

plic: do not output #address-cells

Browse Source 
This is only needed for an interrupt-map, not an interrupt-controller.
This commit is contained in:
Wesley W. Terpstra
2017-06-07 13:49:51 -07:00
parent 936096dd42
commit 6c2b770605
1 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/uncore/devices/Plic.scala
View File

@@ -70,8 +70,7 @@ class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
val extra = Map(
"interrupt-controller" -> Nil,
"riscv,ndev" -> Seq(ResourceInt(nDevices)),
"#interrupt-cells" -> Seq(ResourceInt(1)),
"#address-cells" -> Seq(ResourceInt(0)))
"#interrupt-cells" -> Seq(ResourceInt(1)))
Description(name, mapping ++ extra)
}
}