riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix addPendingBitWhenPartialWritemask

Browse Source
This commit is contained in:
Howard Mao 2016-03-24 19:48:52 -07:00
parent 11bd15432a
commit 7f8f138d6a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/cache.scala
View File

@ -508,7 +508,7 @@ abstract class L2XactTracker(implicit p: Parameters) extends XactTracker()(p)
def addPendingBitWhenBeatHasPartialWritemask(in: DecoupledIO[AcquireFromSrc]): UInt = { def addPendingBitWhenBeatHasPartialWritemask(in: DecoupledIO[AcquireFromSrc]): UInt = {
val a = in.bits val a = in.bits
val isPartial = a.wmask() =/= Acquire.fullWriteMask val isPartial = a.wmask() =/= Acquire.fullWriteMask
addPendingBitWhenBeat(in.fire() && isPartial && Bool(ignoresWriteMask), a) addPendingBitWhenBeat(in.fire() && (isPartial || Bool(ignoresWriteMask)), a)
} }
} }