riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix bug in RTC

Browse Source
This commit is contained in:
Howard Mao 2016-03-24 18:09:37 -07:00
parent 00b3908d92
commit 11bd15432a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/rtc.scala
View File

@ -39,7 +39,7 @@ class RTC(csr_MTIME: Int)(implicit p: Parameters) extends HtifModule
coreId := addr_send_cnt
} else {
when (io.aw.fire()) { sending_addr := Bool(false) }
when (io.w.fire()) { sending_addr := Bool(false) }
when (io.w.fire()) { sending_data := Bool(false) }
coreId := UInt(0)
}