riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

make sure DummyPTW does not invalidate the TLB

Browse Source
This commit is contained in:
Howard Mao 2016-03-22 19:59:58 -07:00
parent bda5772e98
commit 7b7e954133
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
groundtest/src/main/scala/tile.scala
View File

@ -70,6 +70,7 @@ class DummyPTW(n: Int)(implicit p: Parameters) extends CoreModule()(p) {
requestor.resp.bits := s2_resp requestor.resp.bits := s2_resp
requestor.status.vm := UInt("b01000") requestor.status.vm := UInt("b01000")
requestor.status.prv := UInt(PRV.S) requestor.status.prv := UInt(PRV.S)
requestor.invalidate := Bool(false)
} }
} }