riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Mask interrupts during single-step

Browse Source
This commit is contained in:
Andrew Waterman committed 2016-06-23 00:01:06 -07:00
1 parent 5644a2703a
commit 6d43c0a945
1 file changed
+1 -1
Download Patch File Download Diff File Expand all files Collapse all files
rocket/src/main/scala/csr.scala
+1 -1
View File
@@ -223,7 +223,7 @@ class CSRFile(implicit p: Parameters) extends CoreModule()(p)
val all_interrupts = m_interrupts | s_interrupts
val interruptMSB = BigInt(1) << (xLen-1)
val interruptCause = interruptMSB + PriorityEncoder(all_interrupts)
io.interrupt := all_interrupts.orR || reg_singleStepped
io.interrupt := all_interrupts.orR && !io.singleStep || reg_singleStepped
io.interrupt_cause := interruptCause
io.bp := reg_bp take p(NBreakpoints)