riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

nTiles -> nClients in LogicalNetworkConfig

Browse Source
This commit is contained in:
Henry Cook committed 2013-03-20 14:12:36 -07:00
1 parent ea9d0b771e
commit 6d2541aced
5 files changed
+14 -14
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/tile.scala
+1 -1
View File
@@ -31,7 +31,7 @@ class Tile(resetSignal: Bool = null)(confIn: RocketConfiguration) extends Compon
val io = new Bundle {
val tilelink = new TileLinkIO
val host = new HTIFIO(lnConf.nTiles)
val host = new HTIFIO(lnConf.nClients)
}
val core = new Core