riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Merge pull request #239 from ucb-bar/move_rtc

Browse Source 
Move RTC
This commit is contained in:
Andrew Waterman authored and GitHub committed 2016-09-02 15:17:49 -07:00
2 parents c05ba1e864 af364bc7bc
commit 6872000f5e
4 files changed
+16 -4
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/coreplex/Configs.scala
-1
View File
@@ -129,7 +129,6 @@ class BaseCoreplexConfig extends Config (
case MtvecInit => BigInt(0x1010)
case MtvecWritable => true
//Uncore Paramters
case RTCPeriod => 100 // gives 10 MHz RTC assuming 1 GHz uncore clock
case LNEndpoints => site(TLKey(site(TLId))).nManagers + site(TLKey(site(TLId))).nClients
case LNHeaderBits => log2Ceil(site(TLKey(site(TLId))).nManagers) +
log2Up(site(TLKey(site(TLId))).nClients)