riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocket: describe dcache scratchpad as memory

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-03-03 02:54:48 -08:00
parent 1eeaa390c6
commit 676974281a
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/ScratchpadSlavePort.scala
View File

@ -15,9 +15,11 @@ import util._
class ScratchpadSlavePort(sizeBytes: Int)(implicit p: Parameters) extends LazyModule
with HasCoreParameters {
val device = new MemoryDevice
val node = TLManagerNode(Seq(TLManagerPortParameters(
Seq(TLManagerParameters(
address = List(AddressSet(0x80000000L, BigInt(sizeBytes-1))),
resources = device.reg,
regionType = RegionType.UNCACHED,
executable = true,
supportsArithmetic = if (usingAtomics) TransferSizes(1, coreDataBytes) else TransferSizes.none,