riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Explicitly zap some S-mode CSRs when not using S-mode

Browse Source
This commit is contained in:
Andrew Waterman 2016-10-04 22:23:20 -07:00
parent 968851f7e3
commit 67593fdf2d
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/main/scala/rocket/csr.scala
View File

@ -626,6 +626,16 @@ class CSRFile(implicit p: Parameters) extends CoreModule()(p)
reg_mip := io.interrupts reg_mip := io.interrupts
reg_dcsr.debugint := io.interrupts.debug reg_dcsr.debugint := io.interrupts.debug
if (!usingVM) {
reg_mideleg := 0
reg_medeleg := 0
reg_mscounteren := 0
}
if (!usingUser) {
reg_mucounteren := 0
}
reg_sptbr.asid := 0 reg_sptbr.asid := 0
if (nBreakpoints <= 1) reg_tselect := 0 if (nBreakpoints <= 1) reg_tselect := 0
if (nBreakpoints >= 1) if (nBreakpoints >= 1)