riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Default to configurable priorities

Browse Source 
up-to-7 levels is kind of arbitrary, but I'm unwilling to introduce
a new Parameter at the moment.
This commit is contained in:
Andrew Waterman 2016-10-04 22:22:42 -07:00
parent e952f8f222
commit 968851f7e3
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/coreplex/BaseCoreplex.scala
View File

@ -44,7 +44,8 @@ case class CoreplexConfig(
nMemChannels: Int,
hasSupervisor: Boolean)
{
val plicKey = PLICConfig(nTiles, hasSupervisor, nExtInterrupts, 0)
val nInterruptPriorities = if (nExtInterrupts <= 1) 0 else (nExtInterrupts min 7)
val plicKey = PLICConfig(nTiles, hasSupervisor, nExtInterrupts, nInterruptPriorities)
}
abstract class BaseCoreplex(c: CoreplexConfig)(implicit p: Parameters) extends LazyModule