riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: add an intermediate type for simple factories

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-08-29 17:53:31 -07:00
parent 967d8f108c
commit 5f7711a0c0
4 changed files with 9 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/tilelink2/RegisterRouter.scala
View File

@ -59,7 +59,7 @@ object TLRegisterNode
// register mapped device from a totally abstract register mapped device.
// See GPIO.scala in this directory for an example
abstract class TLRegFactory(address: AddressSet, concurrency: Option[Int], beatBytes: Int) extends TLFactory
abstract class TLRegFactory(address: AddressSet, concurrency: Option[Int], beatBytes: Int) extends TLSimpleFactory
{
val node = TLRegisterNode(address, concurrency, beatBytes)
}