riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

clock gate integer datapath more aggressively

Browse Source
This commit is contained in:
Andrew Waterman
2012-11-17 06:48:44 -08:00
parent cc067026a2
commit 5a7777fe4d
6 changed files with 158 additions and 136 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/core.scala
View File

@ -111,7 +111,7 @@ class Core(implicit conf: RocketConfiguration) extends Component
// hooking up vector memory interface
dmem(2).req.valid := vu.io.dmem_req.valid
dmem(2).req.bits := vu.io.dmem_req.bits
dmem(2).req.bits.data := Reg(StoreGen(vu.io.dmem_req.bits.typ, Bits(0), vu.io.dmem_req.bits.data).data)
dmem(2).req.bits.data := RegEn(StoreGen(vu.io.dmem_req.bits.typ, Bits(0), vu.io.dmem_req.bits.data).data, vu.io.dmem_req.valid && isWrite(vu.io.dmem_req.bits.cmd))
vu.io.dmem_req.ready := dmem(2).req.ready
vu.io.dmem_resp.valid := dmem(2).resp.valid