riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
522 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
5a7777fe4d
Go to file
Andrew Waterman 5a7777fe4d clock gate integer datapath more aggressively
2012-11-17 06:48:44 -08:00
rocket/src/main/scala clock gate integer datapath more aggressively 2012-11-17 06:48:44 -08:00