riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

sbus => pbus: 2 buffers should already be enough

Browse Source 
There is a buffer on the sbus backside.
There is a buffer on the pbus frontside.

Between them is only an AtomicAutomata.
That should be enough for most designs.
This commit is contained in:
Wesley W. Terpstra 2017-09-05 13:33:34 -07:00
parent a902e15987
commit 5886025b1a
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/PeripheryBus.scala
View File

@ -48,5 +48,5 @@ trait HasPeripheryBus extends HasSystemBus {
val pbus = new PeripheryBus(pbusParams) val pbus = new PeripheryBus(pbusParams)
// The peripheryBus hangs off of systemBus; here we convert TL-UH -> TL-UL // The peripheryBus hangs off of systemBus; here we convert TL-UH -> TL-UL
pbus.fromSystemBus := sbus.toPeripheryBus(addBuffers = 1) pbus.fromSystemBus := sbus.toPeripheryBus()
} }

2
src/main/scala/coreplex/SystemBus.scala
View File

@ -37,7 +37,7 @@ class SystemBus(params: SystemBusParams)(implicit p: Parameters) extends TLBusWr
def toSplitSlaves: TLOutwardNode = outwardSplitNode def toSplitSlaves: TLOutwardNode = outwardSplitNode
def toPeripheryBus(addBuffers: Int): TLOutwardNode = { def toPeripheryBus(addBuffers: Int = 0): TLOutwardNode = {
val (in, out) = bufferChain(addBuffers, name = Some("pbus")) val (in, out) = bufferChain(addBuffers, name = Some("pbus"))
in := pbus_fixer.node in := pbus_fixer.node
out out