riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

Added jack Makefile and hammer.scala, as well as changed reference chip to have multiple datacache sizes. Requires chisel branch dse

This commit is contained in:
Adam Izraelevitz 2014-02-11 14:36:47 -08:00
parent 7c11cf49b8
commit 548cf16061
4 changed files with 12 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
Makefrag
View File

@ -14,6 +14,11 @@ $(sim_dir)/libdramsim.a: $(DRAMSIM_OBJS)
src_path = src/main/scala
#DESIGN := design_dsize8_c20b273
SRC := rocket/$(src_path)/*.scala hwacha/$(src_path)/*.scala /uncore/$(src_path)/*.scala $(src_path)/*.scala
PROJ := referencechip
#--------------------------------------------------------------------
# Tests
#--------------------------------------------------------------------

2
chisel

@ -1 +1 @@
Subproject commit ae1d1de82188f0a1d79a4e8eb613743942a13eb3
Subproject commit fcb94b3e4acdc005935f6af91a768a7ff96d971c

2
riscv-tests

@ -1 +1 @@
Subproject commit a481561500f43c8a022cfc0ba1695914e1df4d57
Subproject commit 0c98ef833db1f6eead3bd9ad083d9408d2d8decb

7
src/main/scala/RocketChip.scala
View File

@ -252,8 +252,11 @@ class Top extends Module {
implicit val uc = UncoreConfiguration(l2, tl, NTILES, NBANKS, bankIdLsb = 5, nSCR = 64)
val ic = ICacheConfig(128, 2, ntlb = 8, nbtb = 38)
val dc = DCacheConfig(128, 4, ntlb = 8,
nmshr = NMSHRS, nrpq = 16, nsdq = 17, states = co.nClientStates)
val dsize = RangeParam("dsize",7,7,9)
val dc = DCacheConfig(math.pow(2, dsize.getValue).toInt, 4, ntlb = 8, nmshr = NMSHRS, nrpq = 16, nsdq = 17, states = co.nClientStates)
//val dc = DCacheConfig(128, 4, ntlb = 8, nmshr = NMSHRS, nrpq = 16, nsdq = 17, states = co.nClientStates)
val rc = RocketConfiguration(tl, ic, dc,
fpu = HAS_FPU)