riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

bump chisel

Browse Source
This commit is contained in:
Donggyu Kim
2014-09-23 16:56:32 -07:00
committed by Yunsup Lee
parent 60d90f5230
commit 4fe48f5a0a
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
chisel

Submodule chisel updated: d7e913088f...e78ebbb858

2
src/main/scala/Backends.scala
View File

@@ -62,7 +62,7 @@ class RocketChipBackend extends VerilogBackend
initMap += (c -> init) initMap += (c -> init)
} }
transforms += {c => collectNodesIntoComp} transforms += collectNodesIntoComp
transforms += addTopLevelPin transforms += addTopLevelPin
transforms += addMemPin transforms += addMemPin
} }