riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Make dcsr.halt writable

Browse Source
This commit is contained in:
Andrew Waterman 2016-06-09 12:29:26 -07:00
parent 8516e38eb2
commit 4cd77cef10
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rocket/src/main/scala/csr.scala
View File

@ -501,6 +501,7 @@ class CSRFile(implicit p: Parameters) extends CoreModule()(p)
if (usingDebug) { if (usingDebug) {
when (decoded_addr(CSRs.dcsr)) { when (decoded_addr(CSRs.dcsr)) {
val new_dcsr = new DCSR().fromBits(wdata) val new_dcsr = new DCSR().fromBits(wdata)
reg_dcsr.halt := new_dcsr.halt
reg_dcsr.ebreakm := new_dcsr.ebreakm reg_dcsr.ebreakm := new_dcsr.ebreakm
if (usingVM) reg_dcsr.ebreaks := new_dcsr.ebreaks if (usingVM) reg_dcsr.ebreaks := new_dcsr.ebreaks
if (usingUser) reg_dcsr.ebreaku := new_dcsr.ebreaku if (usingUser) reg_dcsr.ebreaku := new_dcsr.ebreaku