riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

TLRAM: add support for ECC (#1304)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2018-03-22 14:27:43 -07:00
committed by GitHub
parent 12583af4a8
commit 4ba8acb4aa
3 changed files with 146 additions and 38 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/unittest/Configs.scala
View File

@ -50,7 +50,10 @@ class WithTLSimpleUnitTests extends Config((site, here, up) => {
Module(new TLRR1Test( txns= 3*txns, timeout=timeout)),
Module(new TLRAMRationalCrossingTest(txns= 3*txns, timeout=timeout)),
Module(new TLRAMAsyncCrossingTest( txns= 5*txns, timeout=timeout)),
Module(new TLRAMAtomicAutomataTest( txns=10*txns, timeout=timeout)) ) }
Module(new TLRAMAtomicAutomataTest( txns=10*txns, timeout=timeout)),
Module(new TLRAMECCTest(8, 4, txns=15*txns, timeout=timeout)),
Module(new TLRAMECCTest(4, 1, txns=15*txns, timeout=timeout)),
Module(new TLRAMECCTest(1, 1, txns=15*txns, timeout=timeout)) ) }
})
class WithTLWidthUnitTests extends Config((site, here, up) => {