riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix HTIF for cache line sizes other than 64 B

Browse Source
This commit is contained in:
Andrew Waterman 2014-01-22 18:20:36 -08:00
parent 4f1213cb8b
commit 3e634aef1d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/htif.scala
View File

@ -56,7 +56,7 @@ class HTIF(w: Int, pcr_RESET: Int, nSCR: Int)(implicit conf: TileLinkConfigurati
// system is 'interesting' if any tile is 'interesting' // system is 'interesting' if any tile is 'interesting'
val short_request_bits = 64 val short_request_bits = 64
val long_request_bits = 576 val long_request_bits = short_request_bits + MEM_DATA_BITS*REFILL_CYCLES
require(short_request_bits % w == 0) require(short_request_bits % w == 0)
val rx_count_w = 13 + log2Up(64) - log2Up(w) // data size field is 12 bits val rx_count_w = 13 + log2Up(64) - log2Up(w) // data size field is 12 bits