riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove D$ -> BTB path

Browse Source
This commit is contained in:
Andrew Waterman 2014-04-15 23:05:02 -07:00
parent de492b3cf7
commit 3520620fbd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/ctrl.scala
View File

@ -655,7 +655,7 @@ class Control(implicit conf: RocketConfiguration) extends Module
Mux(replay_wb, PC_WB, // replay
PC_MEM)))
io.imem.btb_update.valid := (mem_reg_branch || mem_reg_jal || mem_reg_jalr) && !take_pc_wb && !mem_reg_xcpt
io.imem.btb_update.valid := mem_reg_branch || mem_reg_jal || mem_reg_jalr
io.imem.btb_update.bits.prediction.valid := mem_reg_btb_hit
io.imem.btb_update.bits.prediction.bits := mem_reg_btb_resp
io.imem.btb_update.bits.taken := mem_reg_jal || mem_reg_branch && io.dpath.mem_br_taken