riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: include optional tile name for downstream name stabilization

Browse Source
This commit is contained in:
Henry Cook
2017-08-30 15:23:10 -07:00
parent 183fefb2b9
commit 32cb358c81
3 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/tilelink/Bus.scala
View File

@ -63,14 +63,16 @@ abstract class TLBusWrapper(params: TLBusParams)(implicit p: Parameters) extends
def bufferToSlaves: TLOutwardNode = outwardBufNode
def toAsyncSlaves(sync: Int = 3): TLAsyncOutwardNode = {
def toAsyncSlaves(sync: Int = 3)(name: Option[String] = None): TLAsyncOutwardNode = {
val source = LazyModule(new TLAsyncCrossingSource(sync))
name.foreach(source.suggestName)
source.node :*= outwardNode
source.node
}
def toRationalSlaves: TLRationalOutwardNode = {
def toRationalSlaves(name: Option[String] = None): TLRationalOutwardNode = {
val source = LazyModule(new TLRationalCrossingSource())
name.foreach(source.suggestName)
source.node :*= outwardNode
source.node
}