riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: include optional tile name for downstream name stabilization

Browse Source
This commit is contained in:
Henry Cook
2017-08-30 15:23:10 -07:00
parent 183fefb2b9
commit 32cb358c81
3 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/coreplex/RocketCoreplex.scala
View File

@ -52,17 +52,17 @@ trait HasRocketTiles extends HasSystemBus
case AsynchronousCrossing(depth, sync) => {
val wrapper = LazyModule(new AsyncRocketTile(c, i)(pWithExtra))
sbus.fromAsyncTiles(depth, sync) :=* wrapper.masterNode
wrapper.slaveNode :*= pbus.toAsyncSlaves(sync)
wrapper.slaveNode :*= pbus.toAsyncSlaves(sync)(c.name)
wrapper
}
case RationalCrossing(direction) => {
val wrapper = LazyModule(new RationalRocketTile(c, i)(pWithExtra))
sbus.fromRationalTiles(direction) :=* wrapper.masterNode
wrapper.slaveNode :*= pbus.toRationalSlaves
wrapper.slaveNode :*= pbus.toRationalSlaves(c.name)
wrapper
}
}
wrapper.suggestName("tile") // Try to stabilize this name for downstream tools
c.name.foreach(wrapper.suggestName) // Try to stabilize this name for downstream tools
// Local Interrupts must be synchronized to the core clock
// before being passed into this module.