riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: buses are now LazyModules with LazyScope

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-09-26 14:58:18 -07:00
parent da40573a64
commit 31a934bec0
5 changed files with 6 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/SystemBus.scala
View File

@ -122,7 +122,7 @@ trait HasSystemBus extends HasInterruptBus {
private val sbusParams = p(SystemBusKey)
val sbusBeatBytes = sbusParams.beatBytes
val sbus = new SystemBus(sbusParams)
val sbus = LazyModule(new SystemBus(sbusParams))
def sharedMemoryTLEdge: TLEdge = sbus.busView
def paddrBits: Int = sbus.busView.bundle.addressBits