riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

test_mode_reset: fix typos

Browse Source
This commit is contained in:
Megan Wachs 2017-09-17 13:51:40 -07:00
parent 641a8e7eab
commit 215e072e5c
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/main/scala/devices/debug/Periphery.scala
View File

@ -38,7 +38,12 @@ trait HasPeripheryDebugBundle {
val debug: DebugIO val debug: DebugIO
def connectDebug(c: Clock, r: Bool, out: Bool, tckHalfPeriod: Int = 2, cmdDelay: Int = 2, psd: PSDTestMode) { def connectDebug(c: Clock,
r: Bool,
out: Bool,
tckHalfPeriod: Int = 2,
cmdDelay: Int = 2,
psd: PSDTestMode = new PSDTestMode().fromBits(0.U)): Unit = {
debug.clockeddmi.foreach { d => debug.clockeddmi.foreach { d =>
val dtm = Module(new SimDTM).connect(c, r, d, out) val dtm = Module(new SimDTM).connect(c, r, d, out)
} }
@ -49,9 +54,6 @@ trait HasPeripheryDebugBundle {
debug.psd.foreach { _ <> psd } debug.psd.foreach { _ <> psd }
} }
def connectDebug(c: Clock, r: Bool, out: Bool, tckHalfPeriod: Int = 2, cmdDelay: Int = 2) =
connectDebug(c, r, out, tckHalfPeriod, cmdDelay, new PSDTestMode.fromBits(0.U))
} }
trait HasPeripheryDebugModuleImp extends LazyMultiIOModuleImp with HasPeripheryDebugBundle { trait HasPeripheryDebugModuleImp extends LazyMultiIOModuleImp with HasPeripheryDebugBundle {
val outer: HasPeripheryDebug val outer: HasPeripheryDebug