riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

remove superfluous AVec object

Browse Source
This commit is contained in:
Henry Cook committed 2014-04-16 17:19:32 -07:00
1 parent 3520620fbd
commit 1fa505f9ff
4 files changed
+9 -21
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/ctrl.scala
+1 -1
View File
@@ -512,7 +512,7 @@ class Control(implicit conf: RocketConfiguration) extends Module
val replay_ex = replay_ex_structural || replay_ex_other
ctrl_killx := take_pc_mem_wb || replay_ex
// detect 2-cycle load-use delay for LB/LH/SC
val ex_slow_bypass = ex_reg_mem_cmd === M_XSC || AVec(MT_B, MT_BU, MT_H, MT_HU).contains(ex_reg_mem_type)
val ex_slow_bypass = ex_reg_mem_cmd === M_XSC || Vec(MT_B, MT_BU, MT_H, MT_HU).contains(ex_reg_mem_type)
val (ex_xcpt, ex_cause) = checkExceptions(List(
(ex_reg_xcpt_interrupt || ex_reg_xcpt, ex_reg_cause),