clock gate s2 registers in the frontend
This commit is contained in:
parent
c837c1d800
commit
11133d6d4c
@ -81,10 +81,12 @@ class Frontend(implicit c: ICacheConfig, lnconf: LogicalNetworkConfiguration) ex
|
|||||||
s1_same_block := s0_same_block && !tlb.io.resp.miss
|
s1_same_block := s0_same_block && !tlb.io.resp.miss
|
||||||
s1_pc := npc
|
s1_pc := npc
|
||||||
s2_valid := !icmiss
|
s2_valid := !icmiss
|
||||||
|
when (!icmiss) {
|
||||||
s2_pc := s1_pc
|
s2_pc := s1_pc
|
||||||
s2_btb_hit := btb.io.hit
|
s2_btb_hit := btb.io.hit
|
||||||
s2_xcpt_if := tlb.io.resp.xcpt_if
|
s2_xcpt_if := tlb.io.resp.xcpt_if
|
||||||
}
|
}
|
||||||
|
}
|
||||||
when (io.cpu.req.valid) {
|
when (io.cpu.req.valid) {
|
||||||
s1_same_block := Bool(false)
|
s1_same_block := Bool(false)
|
||||||
s1_pc := io.cpu.req.bits.pc
|
s1_pc := io.cpu.req.bits.pc
|
||||||
|
Loading…
Reference in New Issue
Block a user