riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Can't assign to Vec literals

Browse Source
This commit is contained in:
Andrew Waterman 2016-06-01 23:36:34 -07:00
parent 20e1de08da
commit 0866b4c045
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/debug.scala
View File

@ -593,7 +593,7 @@ class DebugModule ()(implicit val p:cde.Parameters)
sbRamWrData := sbWrData sbRamWrData := sbWrData
require (dbRamAddrWidth >= ramAddrWidth) // SB accesses less than 32 bits Not Implemented. require (dbRamAddrWidth >= ramAddrWidth) // SB accesses less than 32 bits Not Implemented.
val dbRamWrMask = Vec.fill(1 << (dbRamAddrWidth - ramAddrWidth)){Fill(dbRamDataWidth, UInt(1, width=1))} val dbRamWrMask = Wire(init=Vec.fill(1 << (dbRamAddrWidth - ramAddrWidth)){Fill(dbRamDataWidth, UInt(1, width=1))})
if (dbRamDataWidth < ramDataWidth){ if (dbRamDataWidth < ramDataWidth){