riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Chisel3 compatibility: use BitPat for don't-cares

Browse Source 
This one's hella ugly, but for the time being, idgaf.
This commit is contained in:
Andrew Waterman committed 2015-07-28 02:48:49 -07:00
1 parent f2dcc40e67
commit 049fc8dc24
9 files changed
+253 -266
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/csr.scala
+1 -1
View File
@@ -57,7 +57,7 @@ object CSR
{
// commands
val SZ = 3
val X = UInt.DC(SZ)
val X = BitPat.DC(SZ)
val N = UInt(0,SZ)
val W = UInt(1,SZ)
val S = UInt(2,SZ)