riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

Utils: cacheable only if there is a cache manager

This commit is contained in:
Wesley W. Terpstra 2016-09-17 00:56:21 -07:00
parent 6c3269a1d8
commit 01c1886b9d
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/rocketchip/Utils.scala
View File

@ -69,7 +69,6 @@ object GenerateGlobalAddrMap {
val cacheable = manager.regionType match {
case RegionType.CACHED => true
case RegionType.TRACKED => true
case RegionType.UNCACHED => true
case _ => false
}
val attr = MemAttr(