2016-09-15 22:04:01 +02:00
|
|
|
package groundtest
|
|
|
|
|
|
|
|
import Chisel._
|
2016-11-11 22:07:45 +01:00
|
|
|
import cde.Parameters
|
|
|
|
import diplomacy._
|
2016-09-22 01:54:35 +02:00
|
|
|
import coreplex._
|
2016-11-11 22:07:45 +01:00
|
|
|
import uncore.devices.NTiles
|
2016-11-17 02:05:53 +01:00
|
|
|
import uncore.tilelink2._
|
2016-11-11 22:07:45 +01:00
|
|
|
import rocket.TileId
|
|
|
|
import uncore.tilelink.TLId
|
2016-09-15 22:04:01 +02:00
|
|
|
|
2016-10-28 00:34:37 +02:00
|
|
|
class GroundTestCoreplex(implicit p: Parameters) extends BaseCoreplex
|
2016-11-16 03:27:52 +01:00
|
|
|
with BroadcastL2 {
|
|
|
|
val tiles = List.tabulate(p(NTiles)) { i =>
|
2016-11-11 22:07:45 +01:00
|
|
|
LazyModule(new GroundTestTile()(p.alterPartial({
|
|
|
|
case TLId => "L1toL2"
|
|
|
|
case TileId => i
|
|
|
|
})))
|
|
|
|
}
|
2016-11-17 02:05:53 +01:00
|
|
|
tiles.foreach { lm =>
|
|
|
|
l1tol2.node := lm.cachedOut
|
|
|
|
l1tol2.node := lm.uncachedOut
|
|
|
|
}
|
|
|
|
|
2016-11-17 03:42:56 +01:00
|
|
|
val cbusRAM = LazyModule(new TLRAM(AddressSet(testRamAddr, 0xffff), false, cbus_beatBytes))
|
2016-11-17 02:05:53 +01:00
|
|
|
cbusRAM.node := TLFragmenter(cbus_beatBytes, cbus_lineBytes)(cbus.node)
|
|
|
|
|
2016-10-29 12:30:49 +02:00
|
|
|
override lazy val module = new GroundTestCoreplexModule(this, () => new GroundTestCoreplexBundle(this))
|
2016-09-22 01:54:35 +02:00
|
|
|
}
|
|
|
|
|
2016-10-29 12:30:49 +02:00
|
|
|
class GroundTestCoreplexBundle[+L <: GroundTestCoreplex](_outer: L) extends BaseCoreplexBundle(_outer)
|
2016-11-16 03:27:52 +01:00
|
|
|
{
|
|
|
|
val success = Bool(OUTPUT)
|
|
|
|
}
|
2016-09-22 01:54:35 +02:00
|
|
|
|
2016-11-16 03:27:52 +01:00
|
|
|
class GroundTestCoreplexModule[+L <: GroundTestCoreplex, +B <: GroundTestCoreplexBundle[L]](_outer: L, _io: () => B) extends BaseCoreplexModule(_outer, _io) {
|
|
|
|
io.success := outer.tiles.map(_.module.io.success).reduce(_&&_)
|
2016-09-15 22:04:01 +02:00
|
|
|
}
|