2017-01-22 01:52:40 +01:00
|
|
|
// See LICENSE.SiFive for license details.
|
|
|
|
|
|
|
|
package uncore.tilelink2
|
|
|
|
|
|
|
|
import Chisel._
|
|
|
|
import chisel3.internal.sourceinfo.SourceInfo
|
|
|
|
import config._
|
|
|
|
import diplomacy._
|
|
|
|
|
|
|
|
// q is the probability to delay a request
|
|
|
|
class TLDelayer(q: Double)(implicit p: Parameters) extends LazyModule
|
|
|
|
{
|
|
|
|
val node = TLIdentityNode()
|
|
|
|
require (0.0 <= q && q < 1)
|
|
|
|
|
|
|
|
lazy val module = new LazyModuleImp(this) {
|
|
|
|
val io = new Bundle {
|
|
|
|
val in = node.bundleIn
|
|
|
|
val out = node.bundleOut
|
|
|
|
}
|
|
|
|
|
2017-03-11 01:48:57 +01:00
|
|
|
def feed[T <: Data](sink: DecoupledIO[T], source: DecoupledIO[T], noise: T) {
|
2017-01-22 01:52:40 +01:00
|
|
|
val allow = UInt((q * 65535.0).toInt) <= LFSR16(source.valid)
|
|
|
|
sink.valid := source.valid && allow
|
|
|
|
source.ready := sink.ready && allow
|
|
|
|
sink.bits := source.bits
|
2017-03-11 01:48:57 +01:00
|
|
|
when (!sink.valid) { sink.bits := noise }
|
2017-01-22 01:52:40 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
(io.in zip io.out) foreach { case (in, out) =>
|
2017-03-11 01:48:57 +01:00
|
|
|
val anoise = Wire(in.a.bits)
|
|
|
|
anoise.opcode := LFSRNoiseMaker(3)
|
|
|
|
anoise.param := LFSRNoiseMaker(3)
|
|
|
|
anoise.size := LFSRNoiseMaker(anoise.params.sizeBits)
|
|
|
|
anoise.source := LFSRNoiseMaker(anoise.params.sourceBits)
|
|
|
|
anoise.address := LFSRNoiseMaker(anoise.params.addressBits)
|
|
|
|
anoise.mask := LFSRNoiseMaker(anoise.params.dataBits/8)
|
|
|
|
anoise.data := LFSRNoiseMaker(anoise.params.dataBits)
|
|
|
|
|
|
|
|
val bnoise = Wire(out.b.bits)
|
|
|
|
bnoise.opcode := LFSRNoiseMaker(3)
|
|
|
|
bnoise.param := LFSRNoiseMaker(3)
|
|
|
|
bnoise.size := LFSRNoiseMaker(bnoise.params.sizeBits)
|
|
|
|
bnoise.source := LFSRNoiseMaker(bnoise.params.sourceBits)
|
|
|
|
bnoise.address := LFSRNoiseMaker(bnoise.params.addressBits)
|
|
|
|
bnoise.mask := LFSRNoiseMaker(bnoise.params.dataBits/8)
|
|
|
|
bnoise.data := LFSRNoiseMaker(bnoise.params.dataBits)
|
|
|
|
|
|
|
|
val cnoise = Wire(in.c.bits)
|
|
|
|
cnoise.opcode := LFSRNoiseMaker(3)
|
|
|
|
cnoise.param := LFSRNoiseMaker(3)
|
|
|
|
cnoise.size := LFSRNoiseMaker(cnoise.params.sizeBits)
|
|
|
|
cnoise.source := LFSRNoiseMaker(cnoise.params.sourceBits)
|
|
|
|
cnoise.address := LFSRNoiseMaker(cnoise.params.addressBits)
|
|
|
|
cnoise.data := LFSRNoiseMaker(cnoise.params.dataBits)
|
|
|
|
cnoise.error := LFSRNoiseMaker(1)(0)
|
|
|
|
|
|
|
|
val dnoise = Wire(out.d.bits)
|
|
|
|
dnoise.opcode := LFSRNoiseMaker(3)
|
|
|
|
dnoise.param := LFSRNoiseMaker(3)
|
|
|
|
dnoise.size := LFSRNoiseMaker(dnoise.params.sizeBits)
|
|
|
|
dnoise.source := LFSRNoiseMaker(dnoise.params.sourceBits)
|
|
|
|
dnoise.sink := LFSRNoiseMaker(dnoise.params.sinkBits)
|
|
|
|
dnoise.addr_lo := LFSRNoiseMaker(dnoise.params.addrLoBits)
|
|
|
|
dnoise.data := LFSRNoiseMaker(dnoise.params.dataBits)
|
|
|
|
dnoise.error := LFSRNoiseMaker(1)(0)
|
|
|
|
|
|
|
|
val enoise = Wire(in.e.bits)
|
|
|
|
enoise.sink := LFSRNoiseMaker(enoise.params.sinkBits)
|
|
|
|
|
|
|
|
feed(out.a, in.a, anoise)
|
|
|
|
feed(out.c, in.c, cnoise)
|
|
|
|
feed(out.e, in.e, enoise)
|
|
|
|
feed(in.b, out.b, bnoise)
|
|
|
|
feed(in.d, out.d, dnoise)
|
2017-01-22 01:52:40 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
object TLDelayer
|
|
|
|
{
|
|
|
|
// applied to the TL source node; y.node := TLDelayer(0.01)(x.node)
|
|
|
|
def apply(q: Double)(x: TLOutwardNode)(implicit p: Parameters, sourceInfo: SourceInfo): TLOutwardNode = {
|
|
|
|
val delayer = LazyModule(new TLDelayer(q))
|
|
|
|
delayer.node := x
|
|
|
|
delayer.node
|
|
|
|
}
|
|
|
|
}
|