Compare commits

..

No commits in common. "87bb3a5f24c6eb71ee18f027bd776e19aec7d3cb" and "175ed051d3d3d346acf65de0814effa0dd2bd1fc" have entirely different histories.

3 changed files with 4 additions and 4 deletions

@ -1 +1 @@
Subproject commit b49f5cfa78df56a58a6b07c5b8d1588d950dcc68 Subproject commit 12cb1c2fa553a68a0ef7b584a35416f695996575

@ -1 +1 @@
Subproject commit 88f1cbe4208918b785df7f3b38c3e95cdf5e616f Subproject commit 48d8524c4aa615521c3d35c388fe2025b1b05639

View File

@ -45,10 +45,10 @@ class U500ML507DevKitConfig extends Config(
new U500ML507DevKitPeripherals ++ new U500ML507DevKitPeripherals ++
new FreedomUML507Config().alter((site,here,up) => { new FreedomUML507Config().alter((site,here,up) => {
case ErrorParams => ErrorParams(Seq(AddressSet(0x3000, 0xfff)), maxAtomic=site(XLen)/8, maxTransfer=128) case ErrorParams => ErrorParams(Seq(AddressSet(0x3000, 0xfff)), maxAtomic=site(XLen)/8, maxTransfer=128)
case PeripheryBusKey => up(PeripheryBusKey, site).copy(frequency = 60000000) // 60 MHz clock case PeripheryBusKey => up(PeripheryBusKey, site).copy(frequency = 50000000) // 50 MHz hperiphery
case MemoryML507Key => XilinxML507MIGParams(address = Seq(AddressSet(0x80000000L,0x10000000L-1))) // 256 MiB case MemoryML507Key => XilinxML507MIGParams(address = Seq(AddressSet(0x80000000L,0x10000000L-1))) // 256 MiB
case DTSTimebase => BigInt(1000000) case DTSTimebase => BigInt(1000000)
case ExtMem => up(ExtMem).copy(size = 0x10000000L) case ExtMem => up(ExtMem).copy(size = 0x40000000L)
case JtagDTMKey => new JtagDTMConfig ( case JtagDTMKey => new JtagDTMConfig (
idcodeVersion = 2, // 1 was legacy (FE310-G000, Acai). idcodeVersion = 2, // 1 was legacy (FE310-G000, Acai).
idcodePartNum = 0x000, // Decided to simplify. idcodePartNum = 0x000, // Decided to simplify.