riscv/freedom
1
0
Fork 0
Code Issues Releases Activity

ml507: Remove redundant clock definition

Browse Source
This commit is contained in:
Klemens Schölhorn 2018-04-24 00:49:39 +02:00
parent c10d2378e7
commit d749f87696
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/unleashed/u500ml507devkit/FPGAChip.scala
View File

@ -34,8 +34,6 @@ class U500ML507DevKitFPGAChip(implicit override val p: Parameters)
// DUT
//-----------------------------------------------------------------------
// Connect the clock to the 50 Mhz output from the PLL
dut_clock := clk50
withClockAndReset(dut_clock, dut_reset) {
val dut = Module(LazyModule(new U500ML507DevKitSystem).module)