Add makefile and config for the ml507 board
The config is based on the u500vc707devkit config.
This commit is contained in:
24
Makefile.u500ml507devkit
Normal file
24
Makefile.u500ml507devkit
Normal file
@ -0,0 +1,24 @@
|
||||
# See LICENSE for license details.
|
||||
base_dir := $(patsubst %/,%,$(dir $(abspath $(lastword $(MAKEFILE_LIST)))))
|
||||
BUILD_DIR := $(base_dir)/builds/u500ml507devkit
|
||||
FPGA_DIR := $(base_dir)/fpga-shells/xilinx
|
||||
MODEL := U500ML507DevKitFPGAChip
|
||||
PROJECT := sifive.freedom.unleashed.u500ml507devkit
|
||||
export CONFIG_PROJECT := sifive.freedom.unleashed.u500ml507devkit
|
||||
export CONFIG := U500ML507DevKitConfig
|
||||
export BOARD := ml507
|
||||
export BOOTROM_DIR := $(base_dir)/bootrom/sdboot
|
||||
|
||||
rocketchip_dir := $(base_dir)/rocket-chip
|
||||
sifiveblocks_dir := $(base_dir)/sifive-blocks
|
||||
VSRCS := \
|
||||
$(rocketchip_dir)/vsrc/AsyncResetReg.v \
|
||||
$(rocketchip_dir)/vsrc/plusarg_reader.v \
|
||||
$(sifiveblocks_dir)/vsrc/SRLatch.v \
|
||||
$(FPGA_DIR)/common/vsrc/PowerOnResetFPGAOnly.v \
|
||||
$(FPGA_DIR)/$(BOARD)/vsrc/sdio.v \
|
||||
$(FPGA_DIR)/$(BOARD)/vsrc/ml507reset.v \
|
||||
$(BUILD_DIR)/$(CONFIG_PROJECT).$(CONFIG).rom.v \
|
||||
$(BUILD_DIR)/$(CONFIG_PROJECT).$(CONFIG).v
|
||||
|
||||
include common.mk
|
Reference in New Issue
Block a user