Logo
Explore Help
Sign In
riscv/fpga-shells
Watch 1
Star 0 Fork 0
Code Releases Activity
56 Commits 2 Branches 0 Tags
9c06418352d41142bf91a6f5b8fa9a0aca87dddc
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
klemens 9c06418352 Add terminal/dvi io (unsing the same clock for now)
2018-04-30 00:41:05 +02:00
src/main/scala
Add terminal/dvi io (unsing the same clock for now)
2018-04-30 00:41:05 +02:00
xilinx
prologue: support the absence of an xdc/tcl constraint file
2018-02-25 15:21:03 -08:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00
S
Description
Freedom FPGA mappings (https://github.com/sifive/fpga-shells)
682 KiB
0 Stars 1 Watchers 0 Forks
Languages
Scala 89.5%
Tcl 7.8%
Verilog 2%
Makefile 0.7%
Powered by Gitea Version: 28.2.0 Page: 13ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API