Logo
Explore Help
Sign In
riscv/fpga-shells
Watch 1
Star 0 Fork 0
Code Releases Activity
64 Commits 2 Branches 0 Tags
12cb1c2fa553a68a0ef7b584a35416f695996575
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
klemens 12cb1c2fa5 Implement XilinxML507MIGToTL TL to MIG converter
2018-05-10 21:40:52 +02:00
src/main/scala
Implement XilinxML507MIGToTL TL to MIG converter
2018-05-10 21:40:52 +02:00
xilinx
prologue: support the absence of an xdc/tcl constraint file
2018-02-25 15:21:03 -08:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00
S
Description
Freedom FPGA mappings (https://github.com/sifive/fpga-shells)
682 KiB
0 Stars 1 Watchers 0 Forks
Languages
Scala 89.5%
Tcl 7.8%
Verilog 2%
Makefile 0.7%
Powered by Gitea Version: 28.2.0 Page: 114ms Template: 10ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API