This website requires JavaScript.
Explore
Help
Sign In
riscv
/
fpga-shells
Watch
1
Star
0
Fork
0
You've already forked fpga-shells
Code
Releases
Activity
fpga-shells
/
src
/
main
/
scala
/
devices
/
xilinx
History
Wesley W. Terpstra
8b0d7ec91a
TransferSizes: just because a device CAN do more does not mean it should (
#15
)
...
Capping TransferSizes at 128 fits nicely in 3 size bits.
2017-12-10 00:42:11 -08:00
..
xilinxvc707mig
TransferSizes: just because a device CAN do more does not mean it should (
#15
)
2017-12-10 00:42:11 -08:00
xilinxvc707pciex1
xilinxvc707pciex1: use new node-style API and abstract crossing (
#13
)
2017-10-28 12:27:24 -07:00
