Logo
Explore Help
Sign In
riscv/fpga-shells
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
385ffa7d9a1556954622295afdd965e46dc1fcda
fpga-shells/xilinx/vc707/constraints
T
History
Henry Styles b7ee0ab0f0 fix PCIe vc707 design contraints : PCIe pins and UART RX sync register
2017-09-07 10:41:12 -07:00
..
vc707-master.xdc
fix PCIe vc707 design contraints : PCIe pins and UART RX sync register
2017-09-07 10:41:12 -07:00
Powered by Gitea Version: 1.27.1 Page: 11ms Template: 2ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API