riscv/fpga-shells
1
0
Fork 0
Code Releases Activity

synchronizers: decided that ShiftRegInit should be reversed as the others.

Browse Source
This commit is contained in:
Megan Wachs 2017-09-07 09:54:35 -07:00
parent fd70d118d3
commit cab572fab2
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
xilinx/vc707/constraints/vc707-master.xdc
View File

@ -31,7 +31,7 @@ set_property IOB TRUE [get_ports uart_rtsn]
# Platform specific constraints # Platform specific constraints
set_property IOB TRUE [get_cells "U500VC707System/uarts_0/txm/out_reg"] set_property IOB TRUE [get_cells "U500VC707System/uarts_0/txm/out_reg"]
set_property IOB TRUE [get_cells "uart_rxd_sync/sync_0"] set_property IOB TRUE [get_cells "uart_rxd_sync/sync_1"]
# PCI Express # PCI Express
#FMC 1 refclk #FMC 1 refclk