riscv
/
workstation
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
16 Commits 1 Branch 1 Tag 332 KiB
Commit Graph

1 Commits

Author SHA1 Message Date
Klemens Schölhorn e1bf43fa47 Add MIG wrapper and ddr2 constraints 
We cannot add the full repository here, because it contains the mig core,
which is not allowed to be redistributed publicy.
 2018-06-05 16:04:27 +02:00