klemens d7b9834d96 Add TLTerminal (write-only terminal TL slave)

2018-04-30 00:45:27 +02:00

src/main/scala

Add TLTerminal (write-only terminal TL slave)

2018-04-30 00:45:27 +02:00

vsrc

Updates to go with the fpga-shells directory

2017-08-17 18:12:49 -07:00

.gitignore

Add /target to .gitignore.

2016-11-30 13:29:54 -08:00

LICENSE

Initial commit.

2016-11-29 04:08:44 -08:00

S

Description

Freedom RTL blocks (https://github.com/sifive/sifive-blocks)

280 KiB

0 Stars 1 Watchers 0 Forks

Languages

Scala 99.8%

Verilog 0.2%