Wesley W. Terpstra d61d86e084 xilinx pcie: put buffers before the outputs to the controller

2017-01-20 22:38:27 -08:00

src/main/scala

xilinx pcie: put buffers before the outputs to the controller

2017-01-20 22:38:27 -08:00

vsrc

Initial commit.

2016-11-29 04:08:44 -08:00

.gitignore

Add /target to .gitignore.

2016-11-30 13:29:54 -08:00

LICENSE

Initial commit.

2016-11-29 04:08:44 -08:00

Description

Freedom RTL blocks (https://github.com/sifive/sifive-blocks)

280 KiB

Languages

Scala 99.8%

Verilog 0.2%